What is claimed is:

- 1 1. An input circuit comprising:
- 2 a data input means for the input of input data;
- 3 a data latch means for latching the input data;
- 4 a reset means for resetting the data latch means;
- 5 a clock synchronization means for synchronizing the input
- 6 of the input data to the data input means; and
- 7 a latch enhancement means for blocking feedthrough current
- 8 by functioning complementarily to the reset means, and enhancing
- 9 the latching operation of the data latch means.
- 1 2. An input circuit comprising:
- 2 a data input means for the input of input data;
- 3 a data latch means for latching the input data;
- 4 a reset means for resetting the data latch means;
- 5 a clock synchronization means for blocking feedthrough
- 6 current by functioning complementarily to the reset means and
- 7 synchronizing the input of the input data to the data input means;
- 8 and
- 9 a latch enhancement means for enhancing the latching
- 10 operation of the data latch means.
  - 3. An input circuit comprising:
  - a data input means for the input of input data;
  - a data latch means that provides a combined function of
  - 4 blocking feedthrough current in the reset state and synchronizing
  - 5 the latch of the input data;

6 a reset means for resetting the data latch means; and a latch enhancement means for enhancing the latching 7 8 operation of the data latch means.

1

4

5

6

7

8

9

10

11

12

13

14

15

- 4. The input circuit of claim 1, wherein the data latch 2 means has a configuration in which the sources of a first PMOS 3 transistor and a second PMOS transistor are connected to a first power source; the drains of the first PMOS transistor and a first NMOS transistor, and the gates of the second PMOS transistor and a second NMOS transistor are connected to a second output terminal; the drains of the second PMOS transistor and the second NMOS transistor and the gates of the first PMOS transistor and the first NMOS transistor are connected to a first output terminal; the source of the first NMOS transistor is connected to a first common terminal at which one of a pair of complementary signals constituting the input data appears; and the source of the second NMOS transistor is connected to a second common terminal at which the other one of the pair of complementary signals constituting the input data appears.
- 1 5. The input circuit of claim 1, wherein the reset means 2 includes the sources of a third PMOS transistor and a fourth 3 PMOS transistor being connected to the first power source; the 4 drain of the third PMOS transistor being connected to the first 5 output terminal; the drain of the fourth PMOS transistor being 6 connected to the second output terminal; and the gates of the 7 third PMOS transistor and the fourth PMOS transistor being

8 connected to a first clock input terminal.

- 1 6. The input circuit of claim 1, wherein the data input 2 means includes a third NMOS transistor being connected to a first 3 data input terminal; the gate of a fourth NMOS transistor being 4 connected to a second data input terminal; the drain of the third 5 NMOS transistor being connected to the first common terminal; 6 the drain of the fourth NMOS transistor being connected to the 7 second common terminal; and the sources of the third NMOS 8 transistor and the fourth NMOS transistor being connected to 9 a third common terminal to which power is supplied from a second 10 power source.
- 7. The input circuit of claim 1, wherein the clock synchronization means includes the gate of a fifth NMOS transistor being connected to the first clock input terminal; the drain of the fifth NMOS transistor being connected to the third common terminal; and the source of the fifth NMOS transistor being connected to the second power source.
- 8. The input circuit of claim 1, wherein the latch
  enhancement means includes the gates of a sixth NMOS transistor
  and a seventh NMOS transistor being connected to a second clock
  input terminal; the sources of the sixth NMOS transistor and
  the seventh NMOS transistor being connected to the second power
  source; the drain of the sixth NMOS transistor being connected
  to the output end of the current path of a first

- 8 feedthrough-current blocking means; the drain of the seventh 9 NMOS transistor being connected to the output end of the current 10 path of a second feedthrough-current blocking means; the input 11 end of the current path of the first feedthrough-current blocking 12 means being connected to the first common terminal; the input 13 end of the current path of the second feedthrough-current 14 blocking means being connected to the second common terminal; 15 and the control terminals of both the first and second 16 feedthrough-current blocking means being connected to the first clock input terminal. 17
- 9. The input circuit of claim 1, wherein the first and 1 2 second feedthrough-current blocking means includes the gates 3 of both an eighth NMOS transistor and a ninth NMOS transistor 4 being connected to the first clock input terminal; the drain 5 of the eighth NMOS transistor being connected to the first common 6 terminal; the drain of the ninth NMOS transistor being connected 7 to the second common terminal; the source of the eighth NMOS transistor being connected to the drain of the sixth NMOS 8 9 transistor; and the source of the ninth NMOS transistor being 10 connected to the drain of the seventh NMOS transistor.
- 1 10. The input circuit of claim 2, wherein the data input
  2 means includes the sources of both a tenth NMOS transistor and
  3 an eleventh NMOS transistor being connected to the second power
  4 source; the gate of the tenth NMOS transistor being connected
  5 to a first data input terminal; the gate of the eleventh NMOS

transistor being connected to a second data input terminal; the
drain of the tenth NMOS transistor being connected to a third
common terminal at which one of a pair of complementary signals
constituting the input data appears; the drain of the eleventh
NMOS transistor being connected to a fourth common terminal at
which the other one of the pair of complementary signals
constituting the input data appears.

- 11. The input circuit of claim 2, wherein the clock synchronization means includes the gates of twelfth NMOS transistor and thirteenth NMOS transistor being connected to the first clock input terminal; the source of the twelfth NMOS transistor being connected to a third common terminal at which one of a pair of complementary signals constituting the input data appears; the source of the thirteenth NMOS transistor being connected to a fourth common terminal at which the other one of the pair of complementary signals constituting the input data appears; the drain of the twelfth NMOS transistor being connected to a first common terminal; and the drain of the thirteenth NMOS transistor being connected to a second common terminal.
- 1 12. The input circuit of claim 2, wherein the latch
  2 enhancement means includes the sources of both a fourteenth NMOS
  3 transistor and a fifteenth NMOS transistor being connected to
  4 a second power source; the gates of both the fourteenth NMOS
  5 transistor and the fifteenth NMOS transistor being connected
  6 to a second clock input terminal; the drain of the fourteenth

NMOS transistor being connected to a third common terminal at which one of a pair of complementary signals constituting the input data appears; and the drain of the fifteenth NMOS transistor being connected to a fourth common terminal at which the other one of the pair of complementary signals constituting the input data appears.

13. The input circuit of claim 3, wherein the data latch 1 means includes the sources of both a first PMOS transistor and 2 a second PMOS transistor being connected to a first power source; 3 the drain of the first PMOS transistor, the gates of the second 4 PMOS transistor and the nineteenth NMOS transistor, and the input 5 end of the current path of a first clock-synchronization 6 feedthrough-current blocking means being connected to a second .7 output terminal; the gate of the first PMOS transistor, the drain 8 of the second PMOS transistor, the gate of the eighteenth NMOS 9 transistor, and the input end of the current path of a second 10 clock-synchronization feedthrough-current blocking means being 11 connected to a first output terminal; the drain of the eighteenth 12 NMOS transistor being connected to the output end of the current 13 path of the first clock-synchronization feedthrough-current 14 blocking means; the drain of the nineteenth NMOS transistor being 15 connected to the output end of the current path of the second 16 clock-synchronization feedthrough-current blocking means; the 17 source of the eighteenth NMOS transistor being connected to a 18 third common terminal at which one of a pair of complementary 19 signals constituting input data appears; the source of the 20

- nineteenth NMOS transistor being connected to a fourth common terminal at which the other one of the pair of complementary signals constituting input data appears; and the control terminal of the first clock-synchronization feedthrough-current
- 25 blocking means being connected to the first clock input terminal.
- 14. The input circuit of claim 13, wherein the first 1 clock-synchronization feedthrough-current blocking means 2 3 includes the drain of a sixteenth NMOS transistor being connected to a first input end; the gate of the sixteenth NMOS transistor being connected to a third input end; and the source of the 5 sixteenth NMOS transistor being connected to a first output end; 6 7 and the second clock-synchronization feedthrough-current blocking means includes the drain of a seventeenth NMOS 8 transistor being connected to a second input end; the gate of 9 the seventeenth NMOS transistor being connected to a fourth input 10 end; and the source of the seventeenth NMOS transistor being 11

connected to a second output end.

12